Area and Delay Efficient 2-D DWT using Canonic Signed Digit and Brent Kung Adder Technique
DOI:
https://doi.org/10.26438/ijcse/v7i10.235239Keywords:
2-D DWT, CSD, Low-pass Sub-band (LPSB), High-pass Sub-band (HPSB), VHDL SimulationAbstract
The DWT is expressed in a generalized form know as discrete wavelet transform which analyzes both the low and high sub bands with equal priority at every decomposition level. The DWT is a mathematical technique that provides a new method for signal processing. Due to various useful features like adaptive time-frequency window, lower aliasing distortion and efficient computational complexity, it is widely used in many signal and image processing applications. 2-D DWT is widely used in image and video compression. But flipping scheme introduces some design complexities in selected DWT structures. So in our proposed work, we have implemented BK adder and CSD technique that provides multiplier-less implementation and also will work for every bit. The proposed CSD and BK adder based 1-D and 2-D DWT algorithm shows good performance as compared to previous algorithm. The proposed architecture for DWT implementation reduces the chip area, less computation time and also minimizes the maximum combinational path delay.
References
[1] Samit Kumar Dubey, Arvind Kumar Kourav and Shilpi Sharma, “High Speed 2-D Discrete Wavelet Transform using Distributed Arithmetic and Kogge Stone Adder Technique”, International Conference on Communication and Signal Processing, April 6-8, 2017, India
[2] Maurizio Martina, Guido Masera, Massimo Ruo Roch, and Gianluca Piccinini, “Result-Biased Distributed-Arithmetic-Based Filter Architectures for Approximately Computing the DWT”, IEEE Transactions on Circuits and Systems—I: Regular Papers, Vol .62, No.8, and August 2015.
[3] S.G. Mallat, “A Theory for Multiresolution Signal Decomposition: The Wavelet Representation”, IEEE Trans. on Pattern Analysis on Machine Intelligence, 110. July1989, pp. 674-693.
[4] M. Alam, C. A. Rahman, and G. Jullian, ”Efficient distributed arithmetic based DWT architectures for multimedia applications,” in Proc. IEEE Workshop on SoC for real-time applications, pp. 333 336, 2003.
[5] X. Cao, Q. Xie, C. Peng, Q. Wang and D. Yu, ”An efficient VLSI implementation of distributed architecture for DWT,” in Proc. IEEE Workshop on Multimedia and Signal Process., pp. 364-367, 2006.
[6] Archana Chidanandan and Magdy Bayoumi, “Area-Efficient CSD Architecture for the 1-D DCT/IDCT,” ICASSP 2006.
[7] M. Martina, and G. Masera, ”Low-complexity, efficient 9/7 wavelet filters VLSI implementation”, IEEE Trans. on Circuits and Syst. II, Express Brief vol. 53, no. 11, pp. 1289-1293, Nov. 2006.
[8] M. Martina, and G. Masera, ”Multiplierless, folded 9/7-5/3 wavelet VLSI architecture,” IEEE Trans. on Circuits and syst. II, Express Brief vol. 54, no. 9, pp. 770-774, Sep. 2007.
[9] Gaurav Tewari, Santu Sardar, K. A. Babu, ” High-Speed & Memory Efficient 2-D DWT on Xilinx Spartan3A DSP using scalable Polyphase Structure with DA for JPEG2000 Standard”, 2011 IEEE.
Downloads
Published
How to Cite
Issue
Section
License
This work is licensed under a Creative Commons Attribution 4.0 International License.
Authors contributing to this journal agree to publish their articles under the Creative Commons Attribution 4.0 International License, allowing third parties to share their work (copy, distribute, transmit) and to adapt it, under the condition that the authors are given credit and that in the event of reuse or distribution, the terms of this license are made clear.
