Optimised Design of Network Intrusion Detection System (NIDS) using HDL
Keywords:
NIDS, IDEA, Crptography, Mobile Communication, Modulo MultiplierAbstract
This paper covers the implementation of the implementation of Network Intrusion Detection System (NIDS) using International Data Encryption Algorithm (IDEA). The current era has seen an explosive growth in communications. Applications like online banking, personal digital assistants, mobile communication, smartcards, etc. have emphasized the need for security in resource constrained environments. International Data Encryption Algorithm (IDEA) cryptography serves as a perfect network intrusion detection system (NIDS) tool because of its 128 bits key sizes and high security comparable to that of other algorithms. However, to match the ever increasing requirement for speed in today‟s applications, hardware acceleration of the cryptographic algorithms is a necessity.
References
[1] Modugu.R, Yong-Bin Kim, Minsu Choi,“Design and performance measurement of efficient IDEA crypto-hardware using novel modular arithmetic components”, Instrumentation and Measurement Technology Conference (I2MTC), 2010 IEEE, 3-6 May2010,pp1222-1227.
[2] R. Zimmermann, A. Curiger, H. Bonnenberg, H. Kaeslin, N. Felber, and W. Fichtner,“A 177mb/s VLSI implementation of the international data encryption algorithm,”IEEE Journal of Solid-State Circuits, Vol. 29, 1994, pp. 303-307.
[3] Rahul Ranjan and I. Poonguzhali, “VLSI Implementation of IDEA Encryption Algorithm”, Mobile and Pervasive Computing (CoMPC–2008).
[4] Somayeh Timarchi, Keivan Navi, “Improved Modulo 2n +1 Adder Design”, International Journal of Computer and Information Engineering 2:7 2008.
[5] X.Lai and J.L Massey “A Proposal for a New Block Encryption Standard,” in advances in Cryptology – EUROCRYPT 90,Berlia,Germany: Springer Verlag pp. 389-404, 1990.
[6] Antti H¨am¨al¨ainen, Matti Tommiska, and Jorma Skytt¨, “6.78 Gigabits per Second Implementation of the IDEA Cryptographic Algorithm”, 2002 Springer-Verlag, pages 760-769.
[7] M.P. Leong, O.Y.H. Cheung, K.H.Tsoi and P.H.W.Leong “ABit Serial Implementation of the International Data Encryption Algorithm IDEA” ©IEEE 2000.
[8] P. Kitsos , N. Sklavos, M.D. Galanis, O. Koufopavlou , “64 Bit Blockciphers: Hardware Implementations and Comparison analysis”,593-604,3rd November,2004,Elsevier
[9] Thaduri,M.,Yoo,S. and Gaede,R, “ An Efficient Implementation of IDEA encryption algorithm using VHDL”, ©2004 Elsevier.
[10] Allen Michalski1, Kris Gaj, Tarek El-Ghazawi, “An Implementation Comparison of an IDEA Encryption Cryptosystemon Two General-Purpose Reconfigurable Computers”
[11] Sarang Dharmapurikar and John Lockwood, “Fast and Scalable Pattern Matching for Network Intrusion Detection Systems” IEEE Journal on Selected Areas in Communications: Oct. 2006, Volume: 24, pp. 1781- 1792 .
[12] Chiranth E, Chakravarthy H.V.A, Naga mohana reddy P, Umesh T.H, Chethan Kumar M., “Implementation of RSA Cryptosystem Using Verilog” International Journal of Scientific & Engineering Research Volume 2, Issue 5, May-2011.
[13] Rajashekhar Modugu, Yong-Bin Kim and Minsu Choi, “A Fast Low-Power Modulo 2n + 1 Multiplier”, Journal of IET Computers & Digital Techniques Jan-2011.
Downloads
Published
How to Cite
Issue
Section
License
This work is licensed under a Creative Commons Attribution 4.0 International License.
Authors contributing to this journal agree to publish their articles under the Creative Commons Attribution 4.0 International License, allowing third parties to share their work (copy, distribute, transmit) and to adapt it, under the condition that the authors are given credit and that in the event of reuse or distribution, the terms of this license are made clear.
