Constraint Random Verification of Network Router for System on Chip Applications Using Advanced Verification Methodologies
Keywords:
Systemverilog, Ficinalcoverage, AssertionsAbstract
The focus of this Paper is the actual implementation of Network Router and verifies the functionality of the five port router for network on chip using the latest verification methodologies, Hardware Verification Languages(s) and EDA tools and qualifies the Design for Synthesis and implementation. This Router design contains Four output ports and one input port, it is packet based Protocol. This Design consists of Registers, FSM and FIFO’s. The Verification goes on it finds functional coverage of the Network Router by using System Verilog.
References
D.Chiou,“MEMOCODE2011Hardware/SoftwareCoDesignContest”,https://ramp.ece.utexas.edu/redmine/Attachments/ esignContest.pdf
Xilinx,“ML605HardwareUserGu de”, http://www.xilinx.com/support/documentation/boardsand its/ug534.pdf
Xilinx,“LogiCOREIPProcessor Local Bus (PLB) v4.6”, http://www.xilinx.com/support/documentation/ip ocumentation/plb v46.pdf
“Application Note: Using the Router Interface to Communicate Motorola, ANN91/D Rev. 1, 01/2001. Cisco Router OSPF: Design& Implementation Guide, Publisher: McGraw-Hill
“LRM”, IEEE Standard Hardware Description Language Based on the Verilog Hardware Description Language – IEEE STD 1364-199.
Downloads
Published
How to Cite
Issue
Section
License

This work is licensed under a Creative Commons Attribution 4.0 International License.
Authors contributing to this journal agree to publish their articles under the Creative Commons Attribution 4.0 International License, allowing third parties to share their work (copy, distribute, transmit) and to adapt it, under the condition that the authors are given credit and that in the event of reuse or distribution, the terms of this license are made clear.
