FPGA Implementation of Configurable Linear Feedback Shift Register using Verilog

Authors

  • Ghelani HH Electronics Dept, KJ Somaiya College of Engineering
  • Jha NL Electronics Dept, KJ Somaiya College of Engineering
  • Naik R Electronics Dept, KJ Somaiya College of Engineering
  • Gupta P Electronics Dept, KJ Somaiya College of Engineering

DOI:

https://doi.org/10.26438/ijcse/v6i4.143146

Keywords:

Configurable Linear Feedback Shift Register, Field Programmable Gate Array, Verilog, Reversible Logic, Shift Register, Random Number Generator

Abstract

The proffered paper is presented on the practical implementation of a Configurable Linear Feedback Shift Register using Verilog and assesses its various parameters with respect to its configurable aspects and physical performance. The practical implementation is configurable with respect to Number of Bits, Seed Value, Number of Taps and Tap Position that increases the randomness of the output thus creating a more pseudo-random cycle. Moreover, reversible logic is explored and analysed and the technology is comprehended in this paper as an emerging technology that can be used to implement the designed Configurable Linear Feedback Shift Register. Reversible logic is said to enhance the power efficiency of a logical circuit than the conventional models and thus eases the migration to emerging technologies of Quantum Computing, Portable Embedded Systems and Low Power VLSI. The chosen target for the hardware realization of the CLFSR is Altera Cyclone II FPGA. Furthermore, simulation and synthesis of the design is done using ModelSim-Altera for Quartus II 12.1 Web Edition.

References

Efficient Shift Registers, LFSR Counters, and Long Pseudo- Random Sequence Generators, Application Note, Xilinx Inc.

S Mishra, R Tripathi and D Tripathi, “Implementation of Configurable Linear Feedback Shift Register in VHDL” 9781-1-5090-2118-5/16/$31.00 ©2016 IEEE

Lama Shaer, Tarek Sakakini, Rouwaida Kanj, Ali Chehab and Ayman Kayssi,” A Low Power Reconfigurable LFSR ”18th Mediterranean Electrotechnical Conference MELECON 2016, Limassol, Cyprus, 18-20 April 2016

C. H. Bennett, R. Landauer, “The fundamentals physical limits of computation”.

H. Thapliyal, M. B. Srinivas, M Zwolinski, A beginning in the reversible logic synthesis of sequential circuits. In proceedings of the Int. Conf. on the military & Aerospace Programmable Logic devices, 2005.

J. Rice, “A new look at reversible memory elements”, In proceedings of the International Symposium on circuit and systems. 243-246, 2006.

K. Morita, “Reversible computing and cellular automata- a survey”, Elsevier Theor. Compt. Sci. 395, 1, 101-131, 2008.

Efficient LFSR, XILINX, XAPP 052 July 7,1996 (Version 1.1)

P. Kaye, R. Laflamme, M. Mosca, An Introduction to Quantum Computing. Oxford University Press Inc., Oxford, 2007

P. Yelekar, S. Chiwande, Introduction to reversible logic gates and its applications, 2nd National Conference on Information and Communication Technology (NCICT) 2011, proceedings published in International Journal of Computer Applications (IJCA)

Reversible logic synthesis methodologies with applications to quantum computing, Springer Publication, 2016, ISBN: 978-3-319-23478-6

Downloads

Published

2025-11-12
CITATION
DOI: 10.26438/ijcse/v6i4.143146
Published: 2025-11-12

How to Cite

[1]
H. H. Ghelani, N. L. Jha, R. Naik, and P. Gupta, “FPGA Implementation of Configurable Linear Feedback Shift Register using Verilog”, Int. J. Comp. Sci. Eng., vol. 6, no. 4, pp. 143–148, Nov. 2025.

Issue

Section

Research Article