Comparative Study and Performance Analysis of Cache Coherence Protocols

Authors

  • S Kumar Dept. of Computer Science and Engineering, Rajkiya Engineering College, Kannauj, India
  • K Gupta Dept. of Computer Science, GLS University, Ahmedabad, India

Keywords:

MSI, MESI, DRAGON

Abstract

Cache memory is a small less access time semiconductor memory that sits between the processor and memory in the memory hierarchy to bridge the speed mismatch between processor and main memory. Multiprocessor System contains multiple processors working simultaneously and share memory. Multiprocessors are most widely used in computational devices due to their reliability and throughput. In multiprocessor system maintaining data consistency is an important parameter to be maintained because different processors communicate and share data. In multiprocessors caching plays a vital role because cache Coherence is a problem that should be handled very carefully. In this paper we have studied various Cache Coherence Protocols and simulate their behavior on various platforms on the basis of miss rate.

References

K.D. Kohle, U.M. Gokhale, D. Pendhari, “Design of cache controller for multicore systems using parallelization method”, IEEE Proceedings, Vol.86, Issue.5, pp.837-52, 2014.

B. Dubois, “Effects of cache coherency in multiprocessors”, IEEE Transactions on computers, Vol.31, Issue.11, pp.1083-1099, 1982.

D.J. Lilja, “Cache coherence in large scale shared memory multiprocessors”, ACM Computing surveys, Vol.25, No.3, pp. 303-338, 1993.

M. Thapar, B. Delagi, “Standford distributed-directory protocol”. Computer, Vol.23, Issue.6, pp.78-80, 1990.

R.E. Ahmed, M.K Dhodhi, "Directory-based cache coherence protocol for power-aware chip-multiprocessors", Canadian Conference Electrical and Computer Engineering (CCECE), Canada, pp.001036, 001039, 2011.

S. Almakdi, A.W. Alazeb, M. Alshahari, “Cache coherence mechanisms”, International journal of engineering and innovative technology, Vol. 4, Issue.7, pp.7-13, 2015.

Downloads

Published

2025-11-11

How to Cite

[1]
S. Kumar and K. Gupta, “Comparative Study and Performance Analysis of Cache Coherence Protocols”, Int. J. Comp. Sci. Eng., vol. 5, no. 5, pp. 213–216, Nov. 2025.

Issue

Vol. 5 No. 5 (2017): IJCSE May Edition

Section

Research Article

License

Creative Commons License

This work is licensed under a Creative Commons Attribution 4.0 International License.

Authors contributing to this journal agree to publish their articles under the Creative Commons Attribution 4.0 International License, allowing third parties to share their work (copy, distribute, transmit) and to adapt it, under the condition that the authors are given credit and that in the event of reuse or distribution, the terms of this license are made clear.