Power Efficient High Speed Domino Circuit Using Adiabatic Logic

Authors

  • Jaculine Let R B Jeeja Electronics and Communication Engineering, Anna University, Coimbatore, India
  • Bharath P Electronics and Communication Engineering, Anna University, Coimbatore, India
  • Varatharaj M Electronics and Communication Engineering, Anna University, Coimbatore, India

Keywords:

Domino Logic, Adiabatic Logic, Leakage Current

Abstract

In this paper, a new domino circuit is proposed, inorder to have lower power consumption.For this proposed technique which is implemented based on adiabatic logic.The proposed circuit technique decreases the parasitic capatance in the dynamic node,to have fast and robust circuits.Thus the leakage current and consecuently power consumption and delay are reduced.Simulation results shown the effeciency and effectiveness of the domino circuit.The domino circuit designed using adiabatic logic will reduce the power consumption.

References

J. M. Rabaey, A. Chandrakasan, and B. Nicolic, Digital Integrated Circuits: A Design Perspective, 2nd ed. Upper Saddle River, NJ: Prentice-Hall, 2003.

L. Wang, R. Krishnamurthy, K. Soumyanath, and N. Shanbhag, “An Energy-efficient leakage-tolerant dynamic circuit technique,” in Proc. Int.ASIC/SoC Conf., 2000, pp. 221–225.

Predictive Technology Model (PTM). 16 nm High Performance V2.1Technology of PTM Model. (2012, Feb. 19) [Online]. Available: http://www.eas.asu.edu/∼ptm/

H. Mahmoodi and K. Roy, “Diode-footed domino: A leakage-tolerant high fan-in dynamic circuit design style,” IEEE Trans. Circuits Syst. I, Reg. Papers, Mar. 2004.

A. Alvandpour, R. Krishnamurthy, K. Sourrty, and S. Y. Borkar, “A sub-130-nm conditional-keeper technique,” IEEE J. Solid-State Circuits, May 2002.

M. H. Anis, M. W. Allam, and M. I. Elmasry, “Energy-efficient noise-tolerant dynamic styles for scaled-down CMOS and MTCMOS echnologies,” IEEE Trans. Very Large Scale (VLSI) Syst.,Apr. t2002.

Y. Lih, N. Tzartzanis, and W. W. Walker, “A leakage current replica Keeper for dynamic circuits,” IEEE J. Solid-State Circuits, Jan. 2007.

A. Peiravi and M. Asyaei, “Robust low leakage controlled keeper by current-comparison domino for wide fan-in gates, integration VLSI , 2012.

H. Suzuki, C. H. Kim, and K. Roy, “Fast tag comparator using diode partitioned domino for 64-bit microprocessors,” IEEE Trans. Circuits Syst., Feb. 2007.

K. Bowman, S. G. Duval, and J. D. Meindl, “Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration,” IEEE J. Solid-State Circuits, Feb. 2002.

Downloads

Published

2014-04-30

How to Cite

[1]
J. L. R. B. Jeeja, Bharath P, and Varatharaj M, “Power Efficient High Speed Domino Circuit Using Adiabatic Logic”, Int. J. Comp. Sci. Eng., vol. 2, no. 4, pp. 126–130, Apr. 2014.

Issue

Vol. 2 No. 4 (2014): IJCSE April Edition

Section

Research Article

License

Creative Commons License

This work is licensed under a Creative Commons Attribution 4.0 International License.

Authors contributing to this journal agree to publish their articles under the Creative Commons Attribution 4.0 International License, allowing third parties to share their work (copy, distribute, transmit) and to adapt it, under the condition that the authors are given credit and that in the event of reuse or distribution, the terms of this license are made clear.