J. Zunzunwala J, Joshi AS. Various Design Architectural level Power Reduction Techniques for Viterbi Decoder: A Review. Int. J. Comp. Sci. Eng. [Internet]. 2020 Apr. 30 [cited 2026 Feb. 2];8(4):85-9. Available from: https://ijcse.isroset.org/index.php/j/article/view/6030