Gopi Krishna P, Subrahmanyam K, Chandra Sekhar S. Design of High Speed Low Power Multiplier Using Reversible Logic A Vedic Mathematical Approach. Int. J. Comp. Sci. Eng. [Internet]. 2014 Oct. 31 [cited 2026 Feb. 2];2(10):19-25. Available from: https://ijcse.isroset.org/index.php/j/article/view/272