Gopal D, Reddy MM. Design and Implementation of a Fast Unsigned 32-bit Multiplier Using Verilog HDL. Int. J. Comp. Sci. Eng. [Internet]. 2014 May 31 [cited 2026 Feb. 2];2(5):29-31. Available from: https://ijcse.isroset.org/index.php/j/article/view/146