Philip A, Chandran R, Thomas SP. Low power Single Bit Full Adder Using GDI and PTL Technique. Int. J. Comp. Sci. Eng. [Internet]. 2025 Nov. 11 [cited 2026 Feb. 2];5(1):115-9. Available from: https://ijcse.isroset.org/index.php/j/article/view/1343