Swetha , BN, and B Satish Kumar. “Performance Analysis of Array Multipliers Using Different Logic Configurations”. International Journal of Computer Sciences and Engineering 7, no. 6 (June 30, 2019): 303–306. Accessed February 2, 2026. https://ijcse.isroset.org/index.php/j/article/view/6781.