J. Zunzunwala, Jyoti, and A. S Joshi. “Various Design Architectural Level Power Reduction Techniques for Viterbi Decoder: A Review”. International Journal of Computer Sciences and Engineering 8, no. 4 (April 30, 2020): 85–89. Accessed February 2, 2026. https://ijcse.isroset.org/index.php/j/article/view/6030.