Gopi Krishna, P, KV Subrahmanyam, and S Chandra Sekhar. “Design of High Speed Low Power Multiplier Using Reversible Logic A Vedic Mathematical Approach”. International Journal of Computer Sciences and Engineering 2, no. 10 (October 31, 2014): 19–25. Accessed February 2, 2026. https://ijcse.isroset.org/index.php/j/article/view/272.