Nandhini M, Muralidharan V, and Varatharaj M. “Power Efficient for DPA Resistat Flip Flop Using TDPL Inverter in Reverse Logic”. International Journal of Computer Sciences and Engineering 2, no. 4 (April 30, 2014): 131–135. Accessed February 2, 2026. https://ijcse.isroset.org/index.php/j/article/view/114.