Jeeja, Jaculine Let R B, Bharath P, and Varatharaj M. “Power Efficient High Speed Domino Circuit Using Adiabatic Logic”. International Journal of Computer Sciences and Engineering 2, no. 4 (April 30, 2014): 126–130. Accessed February 2, 2026. https://ijcse.isroset.org/index.php/j/article/view/113.