J. Zunzunwala, Jyoti, and A. S Joshi. “Various Design Architectural Level Power Reduction Techniques for Viterbi Decoder: A Review”. International Journal of Computer Sciences and Engineering, vol. 8, no. 4, Apr. 2020, pp. 85-89, doi:10.26438/ijcse/v8i4.8589.