Isaivani, M, et al. “An Effective Interlaced Separation Vedic Multiplier in FPGA Platform”. International Journal of Computer Sciences and Engineering, vol. 6, no. 11, Nov. 2025, pp. 120-3, doi:10.26438/ijcse/v6i11.120130.