Nandhini M, et al. “Power Efficient for DPA Resistat Flip Flop Using TDPL Inverter in Reverse Logic”. International Journal of Computer Sciences and Engineering, vol. 2, no. 4, Apr. 2014, pp. 131-5, https://ijcse.isroset.org/index.php/j/article/view/114.