B. Swetha and B. Satish Kumar, “Performance Analysis of Array Multipliers Using Different Logic Configurations”, Int. J. Comp. Sci. Eng., vol. 7, no. 6, pp. 303–306, Jun. 2019.