J. J. Zunzunwala and A. S. Joshi, “Various Design Architectural level Power Reduction Techniques for Viterbi Decoder: A Review”, Int. J. Comp. Sci. Eng., vol. 8, no. 4, pp. 85–89, Apr. 2020.