M. Isaivani, V. Malathi, and E. Sakthivel, “An Effective Interlaced Separation Vedic Multiplier in FPGA Platform”, Int. J. Comp. Sci. Eng., vol. 6, no. 11, pp. 120–130, Nov. 2025.