P. Gopi Krishna, K. Subrahmanyam, and S. Chandra Sekhar, “Design of High Speed Low Power Multiplier Using Reversible Logic A Vedic Mathematical Approach”, Int. J. Comp. Sci. Eng., vol. 2, no. 10, pp. 19–25, Oct. 2014.