D. Gopal and M. M. Reddy, “Design and Implementation of a Fast Unsigned 32-bit Multiplier Using Verilog HDL”, Int. J. Comp. Sci. Eng., vol. 2, no. 5, pp. 29–31, May 2014.