A. Philip, R. Chandran, and S. P. Thomas, “Low power Single Bit Full Adder Using GDI and PTL Technique”, Int. J. Comp. Sci. Eng., vol. 5, no. 1, pp. 115–119, Nov. 2025.