Nandhini M, Muralidharan V, and Varatharaj M, “Power Efficient for DPA Resistat Flip Flop Using TDPL Inverter in Reverse Logic”, Int. J. Comp. Sci. Eng., vol. 2, no. 4, pp. 131–135, Apr. 2014.