J. L. R. B. Jeeja, Bharath P, and Varatharaj M, “Power Efficient High Speed Domino Circuit Using Adiabatic Logic”, Int. J. Comp. Sci. Eng., vol. 2, no. 4, pp. 126–130, Apr. 2014.