Swetha , B. and Satish Kumar , B. (2019) “Performance Analysis of Array Multipliers Using Different Logic Configurations”, International Journal of Computer Sciences and Engineering, 7(6), pp. 303–306. doi: 10.26438/ijcse/v7i6.303306.