J. Zunzunwala, J. and Joshi, A. S. (2020) “Various Design Architectural level Power Reduction Techniques for Viterbi Decoder: A Review”, International Journal of Computer Sciences and Engineering, 8(4), pp. 85–89. doi: 10.26438/ijcse/v8i4.8589.