Isaivani, M., Malathi, V. and Sakthivel, E. (2025) “An Effective Interlaced Separation Vedic Multiplier in FPGA Platform”, International Journal of Computer Sciences and Engineering, 6(11), pp. 120–130. doi: 10.26438/ijcse/v6i11.120130.