Gopal, D. and Reddy, M. M. (2014) “Design and Implementation of a Fast Unsigned 32-bit Multiplier Using Verilog HDL”, International Journal of Computer Sciences and Engineering, 2(5), pp. 29–31. Available at: https://ijcse.isroset.org/index.php/j/article/view/146 (Accessed: 2 February 2026).