Gopi Krishna, P, KV Subrahmanyam, and S Chandra Sekhar. 2014. “Design of High Speed Low Power Multiplier Using Reversible Logic A Vedic Mathematical Approach”. International Journal of Computer Sciences and Engineering 2 (10):19-25. https://ijcse.isroset.org/index.php/j/article/view/272.