Nandhini M, Muralidharan V, and Varatharaj M. 2014. “Power Efficient for DPA Resistat Flip Flop Using TDPL Inverter in Reverse Logic”. International Journal of Computer Sciences and Engineering 2 (4):131-35. https://ijcse.isroset.org/index.php/j/article/view/114.