J. Zunzunwala, J., & Joshi, A. S. (2020). Various Design Architectural level Power Reduction Techniques for Viterbi Decoder: A Review. International Journal of Computer Sciences and Engineering, 8(4), 85–89. https://doi.org/10.26438/ijcse/v8i4.8589