Gopal, D., & Reddy, M. M. (2014). Design and Implementation of a Fast Unsigned 32-bit Multiplier Using Verilog HDL. International Journal of Computer Sciences and Engineering, 2(5), 29–31. Retrieved from https://ijcse.isroset.org/index.php/j/article/view/146