Philip, A., Chandran, R., & Thomas, S. P. (2025). Low power Single Bit Full Adder Using GDI and PTL Technique. International Journal of Computer Sciences and Engineering, 5(1), 115–119. Retrieved from https://ijcse.isroset.org/index.php/j/article/view/1343