Nandhini M, Muralidharan V, & Varatharaj M. (2014). Power Efficient for DPA Resistat Flip Flop Using TDPL Inverter in Reverse Logic. International Journal of Computer Sciences and Engineering, 2(4), 131–135. Retrieved from https://ijcse.isroset.org/index.php/j/article/view/114