Jeeja, J. L. R. B., Bharath P, & Varatharaj M. (2014). Power Efficient High Speed Domino Circuit Using Adiabatic Logic. International Journal of Computer Sciences and Engineering, 2(4), 126–130. Retrieved from https://ijcse.isroset.org/index.php/j/article/view/113