J. Zunzunwala, J.; Joshi, A. S. Various Design Architectural Level Power Reduction Techniques for Viterbi Decoder: A Review. Int. J. Comp. Sci. Eng. 2020, 8, 85-89.