(1)
Gopal, D.; Reddy, M. M. Design and Implementation of a Fast Unsigned 32-Bit Multiplier Using Verilog HDL. Int. J. Comp. Sci. Eng. 2014, 2, 29-31.