(1)
Nandhini M; Muralidharan V; Varatharaj M. Power Efficient for DPA Resistat Flip Flop Using TDPL Inverter in Reverse Logic. Int. J. Comp. Sci. Eng. 2014, 2, 131-135.