(1)
Jeeja, J. L. R. B.; Bharath P; Varatharaj M. Power Efficient High Speed Domino Circuit Using Adiabatic Logic. Int. J. Comp. Sci. Eng. 2014, 2, 126-130.