[1]
Poornima, M. and Suma, M. 2025. Fault Tolerant Parity Preserving Reversible Logic. International Journal of Computer Sciences and Engineering. 6, 11 (Nov. 2025), 259–264. DOI:https://doi.org/10.26438/ijcse/v6i11.259264.