Isaivani, M. et al. 2025. An Effective Interlaced Separation Vedic Multiplier in FPGA Platform. International Journal of Computer Sciences and Engineering. 6, 11 (Nov. 2025), 120–130. DOI:https://doi.org/10.26438/ijcse/v6i11.120130.