Gopal, D. and Reddy, M.M. 2014. Design and Implementation of a Fast Unsigned 32-bit Multiplier Using Verilog HDL. International Journal of Computer Sciences and Engineering. 2, 5 (May 2014), 29–31.