Nandhini M et al. 2014. Power Efficient for DPA Resistat Flip Flop Using TDPL Inverter in Reverse Logic. International Journal of Computer Sciences and Engineering. 2, 4 (Apr. 2014), 131–135.